

EEE598D: Analog Filters & Signal Processing Circuits

Instructor: Dr. Hongjiang Song

Department of Electrical Engineering Arizona State University

Tuesday January 29, 2001

Today: Introduction to Gm-C Circuits (I)

- Basic building blocks of Gm-C filters
- MOS linear transconductor realization techniques

Basic Building Block of Gm-C filters

• Transconductor



Dr. Hongjiang Song, Arizona State University

Basic Building Block of Gm-C filters

• Integrator



Dr. Hongjiang Song, Arizona State University

MOS Drain Current Characteristics



Dr. Hongjiang Song, Arizona State University

CMOS Transconductors

- A large variety of methods
- Best approach depends on application
- Two main classifications
 - Triode or
 - Active based
- Triode-based tends to have better linearity
- Active-based tend to have faster speed for the same operating current

Triode Transconductors

• Recall n-channel triode equation

$$I_{D} = \mu_{n} C_{ox} \left(\frac{W}{L} \right) \left((V_{GS} - V_{tn}) V_{DS} - \frac{V_{DS}^{2}}{2} \right) , \left(V_{GS} > V_{DS} + V_{tn} \right)$$

- Above models are only reasonably accurate
- Not nearly as accurate as exponential model in BJTs
- Use fully-differential architectures to reduce even order distortion terms. It also improves common mode noise rejection

Fixed-Bias Triode Transconductor

• Use a small V_{ds} so the V_{ds}^2 term goes to zero

$$r_{DS} = \left(\frac{\partial i_D}{\partial v_{DS}}\right)^{-1} \bigg|_{v_{DS} = 0} = \left(\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{tn})\right)^{-1}$$

- Can use a triode transistor where a resistor would normally be used.
- Resistance value is tunable

Fixed-Bias Triode Transconductor



Dr. Hongjiang Song, Arizona State University

Varying-Bias Triode Transconductor



$$G_m = \frac{4k_1k_3\sqrt{I_1}}{(k_1 + 4k_3)\sqrt{k_1}}$$

Dr. Hongjiang Song, Arizona State University

Varying-Bias Triode Transconductor

- Gates of Q3, Q4 connected to the differential input
- *Q*3 and *Q*4 undergo varying bias conditions to improve linearity
- Can show

$$G_m = \frac{4k_1k_3\sqrt{I_1}}{(k_1 + 4k_3)\sqrt{k_1}}$$

• Note, *Gm* proportional to square-root of I_1

Drain-Source Fixed-Bias Transconductor

• If V_{DS} kept constant wrt V_{GS} , then i_D linear



Drain-Source Fixed-Bias Transconductor

- Can realize around 50 dB linearity (not much better since model is not that accurate)
- Requires a fully-differential structure to cancel even order terms
- V_C sets V_{DS} voltage
- Requires a non-zero common-mode voltage on input
- Note that Gm roughly proportional to bias current since current roughly proportional to V_{DS}

Active-Based Transconductors

tn

• In active region

$$I_D = K_i (V_{GS} - V_{tn})^2$$

when $V_{DS} \ge V_{GS} - V_{tn} = V_{eff}$ and $V_{GS} \ge V_i$
Here, $K_i \equiv (\mu_n C_{ox}/2)(W/L)_i$

Constant Sum of Gate-Source Voltages



• If $V_{GS1}+V_{GS2}$ = constant then linear transconductor Note : Differential output current linear but single ended currents have large second-order distortion.

Source-Connected Differential Pair



Source-Connected Differential Pair

- Input signal varies symmetrically around a common mode voltage
- Linearity limited due to square-law model being inaccurate
- In addition, even-order harmonics occur if the difference between two drain currents not exact.
- Limited to less than 50 dB linearity
- Adjust G_m by varying V_{CM}
- In a short channel process, velocity saturation limits transconductance variation

Inverter-Based Transconductors

• CMOS Pair



• Above circuit acts as a single transistor with threshold V_{teq} and parameter K_{eq}

Inverter-Based Linear Transconductor





• Writing a voltage equation around the loop

$$v_{GS1} - (V_x + V_{tn}) + v_{GS2} - (V_x + V_{tn}) = 0$$

• Implying:

$$v_{GS1} + v_{GS2} = 2(V_x + V_{tn})$$

• Thus, a constant sum of gate-source voltages occurs even if input signal is not balanced

$$v_{1} - v_{GS1} + V_{x} + V_{tn} = v_{2}$$
$$v_{2} - v_{GS2} + V_{x} + V_{tn} = v_{1}$$

• By Subtracting we obtain

$$v_{GS1} - v_{GS2} = 2(v_1 - v_2)$$

• Finally, output differential current:

$$(i_{D1} - i_{D2}) = 4KV_x(v_1 - v_2)$$



- Floating voltage sources built using large transistors (n>5)
- Disadvantage large bias current and moderate linearity



- Replace diff-pair transistors with CMOS pairs
- Now replace floating voltage sources with CMOS



- G_m proportional to $\sqrt{I_B}$
- Requires a large power supply

Bias-Offset Cross-Coupled Diff-Pairs



Dr. Hongjiang Song, Arizona State University

Bias-Offset Cross-Coupled Diff-Pairs

$$\begin{split} i_1 &= K(v_1 - V_x - V_{tn})^2 + K(v_2 - V_B - V_x - V_{tn})^2 \\ i_2 &= K(v_2 - V_x - V_{tn})^2 + K(v_1 - V_B - V_x - V_{tn})^2 \\ &\qquad (i_1 - i_2) = 2KV_B(v_1 - v_2) \end{split}$$

- The output differential current is linear with respect to differential input voltage
- G_m proportion to V_B which is proportional to $\sqrt{I_B}$
- Bias current, I_{SS} , does not affect Gm but does set maximum (or minimum) output current available