

MELPS 740

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MELPS 740 CPU CORE BASIC FUNCTIONS

Each series of the MELPS 740 Family uses the standard MELPS 740 instruction set. The functions of the MELPS 740 CPU core are explained below. The multiply and divide instructions are not available in every microcomputer, and the clock control instructions differ in each microcomputer. For details, refer to the table of machine instruction or the functional explanation of each microcomputer.

CENTRAL PROCESSING UNIT (CPU) INTERNAL REGISTERS

The central processing unit (CPU) has the six registers.

Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

Index register X (X), Index register Y (Y)

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

These index registers also have increment, decrement, comparison, and data transfer functions to allow these registers to take some of the functions of the accumulator.

When the T flag in the processor status register is set to

"1", the value contained in index register X becomes the address for the second OPERAND.

Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed.

The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 2.

Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PC_H and PC_L. It is used to indicate the address of the next instruction to be executed.




Fig. 1 MELPS 740 CPU register structure

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 2 Register push and pop at interrupt generation and subroutine call

Table 1. Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

(5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 2. Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	—	SEI	SED	—	SET	—	—
Clear instruction	CLC	—	CLI	CLD	—	CLT	CLV	—

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ADDRESSING MODE

The MELPS 740 Family has 17 addressing modes and a powerful memory access capability.

When extracting data required for arithmetic and logic operations from memory or when storing the results of such operations in memory, a memory address must be specified. The specification of the memory address is called addressing. The MELPS 740 Family instructions can be classified as 1-byte, 2-byte, and 3-byte instructions. In each case, the first byte is known as the OPCODE which forms the basis of the instruction. A second or third byte is

called an OPERAND which affects the addressing. The contents of index registers X and Y can also effect the addressing.

Although there are many addressing modes, there is always a particular memory location specified. What differs is whether the operand, the index register contents, or a combination of both should be used to specify the memory or jump destination. Based on these 3 types of instructions, the range of variation is increased and operation is enhanced by combinations of the bit operation instructions, jump instruction, and arithmetic instructions.






Fig. 3 Instruction byte configuration

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Immediate addressing mode
Function : The OPERAND follows immediately after the OPCODE.
Instructions : ADC, AND, CMP, CPX, CPY, EOR, LDA, LDX, LDY, ORA, SBC
Example : Mnemonic Machine code
 ADC #\$A5 69₁₆ A5₁₆




Name : Accumulator addressing mode
Function : The operation is performed on the accumulator.
Instructions : ASL, DEC, INC, LSR, ROL, ROR
Example : Mnemonic Machine code
 ROL A 2A₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Zero page addressing mode
Function : The operation is performed in zero page memory (00₁₆ to FF₁₆)
Instructions : ADC, AND, ASL, BIT, CMP, COM, CPX, CPY, DEC, EOR, INC, LDA, LDM, LDX, LDY, LSR, ORA, ROL, ROR, RRF, SBC, STA, STX, STY, TST
Example : Mnemonic Machine code
 ADC \$02 65₁₆ 02₁₆



Name : Zero page X addressing mode
Function : The operation is performed on the zero page memory location whose address is specified by adding the OPERAND to the contents of index register X.
Instructions : ADC, AND, ASL, CMP, DEC, DIV, EOR, INC, LDA, LDY, LSR, MUL, ORA, ROL, ROR, SBC, STA, STY
Example : Mnemonic Machine code
 ADC \$1E,X 75₁₆ 1E₁₆




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Zero page Y addressing mode
Function : The operation is performed on the zero page memory location whose address is specified by adding the OPERAND to the contents of index register X.

Instructions : **LDX, STX**


Example : Mnemonic Machine code
LDX \$02,Y **B6₁₆ 02₁₆**



Name : Absolute addressing mode
Function : The operation is performed on the memory whose address is specified by first and second OPERAND.


Instructions : **ADC, AND, ASL, BIT, CMP, CPX, CPY, DEC, EOR, INC, JMP, JSR, LDA, LDX, LDY, LSR, ORA, ROL, ROR, SBC, STA, STX, STY**

Example : Mnemonic Machine code
ADC \$AD12 **6D₁₆ 12₁₆ AD₁₆**




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Absolute X addressing mode
Function : The operation is performed on the memory location whose address is specified by adding the contents of index register X to the value indicated by the first and second OPERAND.
Instructions : **ADC, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR, ORA, ROL, ROR, SBC, STA**
Example : Mnemonic Machine code
ADC \$AD12,X 7D₁₆ 12₁₆ AD₁₆




Name : Absolute Y addressing mode
Function : The operation is performed on the memory location whose address is specified by adding the contents of index register Y to the value indicated by the first and second OPERAND.
Instructions : **ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA**
Example : Mnemonic Machine code
ADC \$AD12,Y 79₁₆ 12₁₆ AD₁₆



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Implied addressing mode
Function : Implied addressing mode operations need no OPERAND.
Instructions : **BRK, CLC, CLD, CLI, CLT, CLV, DEX, DEY, FST, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET, SLW, STP, TAX, TAY, TSX, TXA, TXS, TYA, WIT**
Example : Mnemonic Machine code
CLC **18₁₆**




Carry flag reset

Name : Relative addressing mode
Function : Conditionally jumps to the address produced by adding the Program Counter to the OPERAND.
Instructions : **BCC, BCS, BEQ, BMI, BNE, BPL, BRA, BVC, BVS**
Example : Mnemonic Machine code
BCC * -12 **90₁₆ F2₁₆**


Jumps to * -12 address when carry flag(C) is cleared.

Proceed to next address when carry flag(C) is set.




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Indirect X addressing mode
Function : The operation is performed on the memory location indicated by the contents of two consecutive bytes in zero page memory whose first address is specified by adding the OPERAND and the contents of index register X.
Instructions : **ADC, AND, CMP, EOR, LDA, ORA, SBC, STA**
Example : Mnemonic Machine code
ADC (\$1E,X) 61₁₆ 1E₁₆



In this example, data I (00₁₆) and data II (14₁₆) have been stored beforehand.

Name : Indirect Y addressing mode
Function : The operation is performed on the memory location indicated by adding the contents of index register Y to the contents of zero page memory whose first address is specified by the OPERAND.
Instructions : **ADC, AND, CMP, EOR, LDA, ORA, SBC, STA**
Example : Mnemonic Machine code
ADC (\$1E),Y 71₁₆ 1E₁₆



In this example, data I (01₁₆) and Data II (12₁₆) have been stored beforehand.


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Indirect absolute addressing mode

Function : Jumps to the location specified by the contents of two consecutive bytes whose first address is specified by the first and second OPERAND.

Instructions : **JMP**

Example : Mnemonic Machine code
 JMP (\$1400) **6C₁₆ 00₁₆ 14₁₆**




In this example, FF₁₆ as data I and 1E₁₆ as data II have been stored beforehand.

Name : Zero page indirect absolute addressing mode

Function : Jumps to the location specified by the contents of two consecutive bytes in zero page memory whose first address is specified by the OPERAND.

Instructions : **JMP, JSR**


Example : Mnemonic Machine code
 JMP (\$05) **B2₁₆ 05₁₆**



In this example, FF₁₆ as data I and 1E₁₆ as data II have been stored beforehand.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


Name : Zero page bit addressing mode
Function : The operation is performed on the bit (specified by the three high order bits of the OPCODE), on the zero page memory location specified by the OPERAND.
Instructions : **CLB, SEB**
Example : Mnemonic Machine code
CLB 5,\$04 **BF₁₆ 04₁₆**



Name : Zero page bit relative addressing mode
Function : Conditionally jumps to the address specified by adding the second OPERAND to the program counter, depending on the bit (specified by the three higher order bits of the OPCODE) in the zero page memory location specified by the first OPERAND.
Instructions : **BBC, BBS**
Example : Mnemonic Machine code
BBC 5,\$04,*-12 **B7₁₆ 04₁₆ F1₁₆**


Jump to * - 12 address when 04₁₆ address bit 5 is cleared.

Advance to * + 3 address when 04₁₆ address bit 5 is set.





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Accumulator bit addressing mode
Function : The operation is performed on the bit in the accumulator which is specified by the three high order bits of the OPCODE. There is no OPERAND.
Instructions : **CLB, SEB**
Example : Mnemonic Machine code
 CLB 5,A **BB₁₆**





Name : Accumulator bit relative addressing mode
Function : Conditionally jumps to the address produced by adding the OPERAND to the program counter, depending on the bit in accumulator (specified by the high order three bits of the OPCODE).
Instructions : **BBC, BBS**
Example : Mnemonic Machine code
 BBC 5,A,*-12 **B3₁₆ F2₁₆**

When accumulator bit 5 is cleared



When accumulator bit 5 is set




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Special page addressing mode
Function : Jumps to the specified address in the special page area. The lower eight bits are specified by the OPERAND and the upper eight bits are defined by the special page (see Note 1).

Instructions : JSR

Example : Mnemonic Machine code
JSR \ \$FFE0 22₁₆ E0₁₆

Note 1 : Note that the special page is defined as the highest addressable 256 bytes of any given microcomputer and may be "FF16", "1F16", "2F16", etc..



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION CODES

D ₇ ~D ₄	D ₃ ~D ₀ Hexadecimal notation	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	BRK	ORA	JSR	BBS	—	ORA	ASL	BBS	PHP	ORA	ASL	SEB	—	ORA	ASL	SEB
			IND, X	ZP, IND	0, A	—	ZP	ZP	0, ZP		IMM	A	0, A	—	ABS	ABS	0, ZP
0001	1	BPL	ORA	CLT	BBC	—	ORA	ASL	BBC	CLC	ORA	DEC	CLB	—	ORA	ASL	CLB
			IND, Y	—	0, A	—	ZP, X	ZP, X	0, ZP		ABS, Y	A	0, A	—	ABS, X	ABS, X	0, ZP
0010	2	JSR	AND	JSR	BBS	BIT	AND	ROL	BBS	PLP	AND	ROL	SEB	BIT	AND	ROL	SEB
		ABS	IND, X	SP	1, A	ZP	ZP	ZP	1, ZP		IMM	A	1, A	ABS	ABS	ABS	1, ZP
0011	3	BMI	AND	SET	BBC	—	AND	ROL	BBC	SEC	AND	INC	CLB	LDM	AND	ROL	CLB
			IND, Y	—	1, A	—	ZP, X	ZP, X	1, ZP		ABS, Y	A	1, A	ZP	ABS, X	ABS, X	1, ZP
0100	4	RTI	EOR	STP	BBS	COM	EOR	LSR	BBS	PHA	EOR	LSR	SEB	JMP	EOR	LSR	SEB
			IND, X	Note	2, A	ZP	ZP	ZP	2, ZP		IMM	A	2, A	ABS	ABS	ABS	2, ZP
0101	5	BVC	EOR	—	BBC	—	EOR	LSR	BBC	CLI	EOR	—	CLB	—	EOR	LSR	CLB
			IND, Y	—	2, A	—	ZP, X	ZP, X	2, ZP		ABS, Y	—	2, A	—	ABS, X	ABS, X	2, ZP
0110	6	RTS	ADC	MUL	BBS	TST	ADC	ROR	BBS	PLA	ADC	ROR	SEB	JMP	ADC	ROR	SEB
			IND, X	(Note)	3, A	ZP	ZP	ZP	3, ZP		IMM	A	3, A	IND	ABS	ABS	3, ZP
0111	7	BVS	ADC	—	BBC	—	ADC	ROR	BBC	SEI	ADC	—	CLB	—	ADC	ROR	CLB
			IND, Y	—	3, A	—	ZP, X	ZP, X	3, ZP		ABS, Y	—	3, A	—	ABS, X	ABS, X	3, ZP
1000	8	BRA	STA	RRF	BBS	STY	STA	STX	BBS	DEY	—	TXA	SEB	STY	STA	STX	SEB
			IND, X	ZP	4, A	ZP	ZP	ZP	4, ZP		—	—	4, A	ABS	ABS	ABS	4, ZP
1001	9	BCC	STA	—	BBC	STY	STA	STX	BBC	TYA	STA	TXS	CLB	—	STA	—	CLB
			IND, Y	—	4, A	ZP, X	ZP, X	ZP, Y	4, ZP		ABS, Y	—	4, A	—	ABS, X	—	4, ZP
1010	A	LDY	LDA	LDX	BBS	LDY	LDA	LDX	BBS	TAY	LDA	TAX	SEB	LDY	LDA	LDX	SEB
		IMM	IND, X	IMM	5, A	ZP	ZP	ZP	5, ZP		IMM	—	5, A	ABS	ABS	ABS	5, ZP
1011	B	BCS	LDA	JMP	BBC	LDY	LDA	LDX	BBC	CLV	LDA	—	CLB	LDY	LDA	LDX	CLB
			IND, Y	ZP, IND	5, A	ZP, X	ZP, X	ZP, Y	5, ZP		ABS, Y	—	5, A	ABS, X	ABS, X	ABS, Y	5, ZP
1100	C	CPY	CMP	SLW	BBS	CPY	CMP	DEC	BBS	INY	CMP	DEX	SEB	CPY	CMP	DEC	SEB
		IMM	IND, X	Note WIT	6, A	ZP	ZP	ZP	6, ZP		IMM	—	6, A	ABS	ABS	ABS	6, ZP
1101	D	BNE	CMP	—	BBC	—	CMP	DEC	BBC	CLD	CMP	—	CLB	—	CMP	DEC	CLB
			IND, Y	—	6, A	—	ZP, X	ZP, X	6, ZP		ABS, Y	—	6, A	—	ABS, X	ABS, X	6, ZP
1110	E	CPX	SBC	FST	BBS	CPX	SBC	INC	BBS	INX	SBC	—	SEB	CPX	SBC	INC	SEB
		IMM	IND, X	Note DIV	7, A	ZP	ZP	ZP	7, ZP		IMM	—	7, A	ABS	ABS	ABS	7, ZP
1111	F	BEQ	SBC	—	BBC	—	SBC	INC	BBC	SED	SBC	—	CLB	—	SBC	INC	CLB
			IND, Y	—	7, A	—	ZP, X	ZP, X	7, ZP		ABS, Y	—	7, A	—	ABS, X	ABS, X	7, ZP

Note. Support of these instructions depends on the microcomputer type

Instruction	Supported in the following microcomputer types
FST	M50740A-XXXSP, M50740ASP,
SLW	M50741-XXXSP, M50752-XXXSP,
	M50757-XXXSP, M50758-XXXSP
MUL	Series 7450, Series 38000,
DIV	M37424M8-XXXSP,
	M37524M4-XXXSP

Instruction	Not supported in the following microcomputer types
	M50740A-XXXSP, M50740ASP,
WIT	M50741-XXXSP, M50752-XXXSP,
	M50757-XXXSP, M50758-XXXSP
	M50752-XXXSP, M50757-XXXSP,
STP	M50758-XXXSP, M37424M8-XXXSP,
	M37524M4-XXXSP

- 3-byte instruction
- 2-byte instruction
- 1-byte instruction

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

Symbol	Function	Details	Addressing mode																			
			IMP			IMM			A			BIT,A			ZP			BIT,ZP				
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#		
ADC (Note 1) (Note 6)	When T=0 $A \leftarrow A + M + C$ When T=1 $M(X) \leftarrow M(X) + M + C$	Adds the carry, accumulator and memory contents. The results are entered into the accumulator. Adds the contents of the memory in the address indicated by index register X, the contents of the memory specified by the addressing mode and the carry. The results are entered into the memory at the address indicated by index register X.				69	2	2								65	3	2				
AND (Note 1)	When T=0 $A \leftarrow A \wedge M$ When T=1 $M(X) \leftarrow M(X) \wedge M$	"AND's" the accumulator and memory contents. The results are entered into the accumulator. "AND's" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing mode. The results are entered into the memory at the address indicated by index register X.				29	2	2								25	3	2				
ASL	$C \leftarrow \begin{matrix} 7 & 0 \\ \square & \end{matrix} \leftarrow 0$	Shifts the contents of accumulator or contents of memory one bit to the left. The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag.							0A	2	1					06	5	2				
BBC (Note 4)	A_b or $M_b = 0?$	Branches when the contents of the bit specified in the accumulator or memory is "0".										$\begin{matrix} 13 \\ + \\ 2i \end{matrix}$	4	2					$\begin{matrix} 17 \\ + \\ 2i \end{matrix}$	5	3	
BBS (Note 4)	A_b or $M_b = 1?$	Branches when the contents of the bit specified in the accumulator or memory is "1".										$\begin{matrix} 03 \\ + \\ 2i \end{matrix}$	4	2					$\begin{matrix} 07 \\ + \\ 2i \end{matrix}$	5	3	
BCC (Note 4)	$C = 0?$	Branches when the contents of carry flag is "0".																				
BCS (Note 4)	$C = 1?$	Branches when the contents of carry flag is "1".																				
BEQ (Note 4)	$Z = 1?$	Branches when the contents of zero flag is "1".																				
BIT	$A \wedge M$	"AND's" the contents of accumulator and memory. The results are not entered anywhere.														24	3	2				
BMI (Note 4)	$N = 1?$	Branches when the contents of negative flag is "1".																				
BNE (Note 4)	$Z = 0?$	Branches when the contents of zero flag is "0".																				
BPL (Note 4)	$N = 0?$	Branches when the contents of negative flag is "0".																				
BRA	$PC \leftarrow PC \pm \text{offset}$	Jumps to address specified by adding offset to the program counter.																				
BRK	B←1 $M(S) \leftarrow PC_H$ S←S-1 $M(S) \leftarrow PC_L$ S←S-1 $M(S) \leftarrow PS$ S←S-1 $PC_L \leftarrow AD_L$ $PC_H \leftarrow AD_H$	Executes a software interrupt.	00	7	1																	

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Addressing mode														Processor status register																												
ZP,X		ZP,Y		ABS		ABS,X		ABS,Y		IND		ZP,IND		IND,X		IND,Y		REL		SP		7	6	5	4	3	2	1	0													
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C											
																		50	2	2														
																		70	2	2														
																																		
																							0												
																							0	.	.												
																							0	.	.												
																							0	.	.												
																							0	.	.												
																							0	.	.												
D5	4	2				CD	4	3	DD	5	3	D9	5	3			C1	6	2	D1	6	2									N	Z	C				
																																	N	Z	.		
						EC	4	3																									N	Z	C		
						CC	4	3																									N	Z	C		
D6	6	2				CE	6	3	DE	7	3																						N	Z	.		
																																		N	Z	.	
																																		N	Z	.	
E2	16	2																																
55	4	2				4D	4	3	5D	5	3	59	5	3			41	6	2	51	6	2											N	Z	.		
																																		
F6	6	2				EE	6	3	FE	7	3																							N	Z	.	
																																			N	Z	.
																																			N	Z	.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Addressing mode														Processor status register																	
ZP,X		ZP,Y		ABS		ABS,X		ABS,Y		IND		ZP,IND		IND,X		IND,Y		REL		SP		7	6	5	4	3	2	1	0		
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C
																							
																							
																								N	Z	.
																								(Value saved in stack)							
36	6	2				2E	6	3	3E	7	3												N	Z	C	
76	6	2				6E	6	3	7E	7	3												N	Z	C	
																							
																								(Value saved in stack)							
																							
F5	4	2				ED	4	3	FD	5	3	F9	5	3			E1	6	2	F1	6	2									
																								N	V	Z	C
																							
																								1
																								1	.	.	.
																								.	.	1
																							

NOTES on USE

Keep the following points in mind while programming:

Processor status register

(1) Initialization of processor status register




After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1". Therefore, flags which affect program execution must be initialized after a reset.

In particular, it is essential to initialize the T and D flags because they have an important effect on calculations.

(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.

A NOP instruction should be executed after every PLP instruction. (The NOP is unnecessary when using a series 38000 microcomputer).




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Interrupts

The contents of the interrupt request bits can be changed by software, but the values will not change immediately after being overwritten. Therefore, note the following points:

- (1) After changing the value of the interrupt request bits, execute at least one instruction before executing a BBC, BBS, or any other read instruction.
- (2) When clearing an interrupt request bit to "0" and setting an interrupt enable bit to "1" (=setting in an interrupt enable state), it needs to be cleared or set these bits in a separate instruction. The interrupt is accepted because it becomes in the interrupt enable state before clearing the interrupt request bit, if clearing the interrupt request bit and setting the interrupt enable bit are performed in an instruction.



BRK instruction

- (1) It can be detected that the BRK instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer the stored B flag state in the interrupt routine, in this case.



However, the microcomputer that has an independent BRK instruction interrupt vector (cf. the 7450 series, the 7470 series, and the 38000 series) are not necessary this detection.

- (2) The CPU of all 8-bit microcomputers except the 38000 series have the following bug about the BRK instruction execution.

At the following status,

- ① the interrupt request bit has set to "1".
- ② the interrupt enable bit has set to "1".
- ③ the interrupt disable flag (I) has set to "1".

if the BRK instruction is executed, the interrupt disable state is cancelled and it becomes in the interrupt enable state. So that the requested interrupts (the interrupts that corresponding to their request bits have set to "1") are accepted.




Decimal calculations

(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal results in decimal mode. To calculate in decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

(2) Note on flags in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed. The Carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.



JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.