Prev PageFilesModulesSignalsTasksFunctionsHelp
ABCDEFHILMNOPQRSTW

Signals index

E
 En_100 : Q_ASSM : reg
 En_200 : Q_ASSM : reg
 En_400 : Q_ASSM : reg
 ERROR : alhamdulillah : output
Connects down to:receiver:R11:ERROR 
Connects up to:allahoakbar:AAA1:ERROR 
 ERROR : allahoakbar : output
Connects down to:mashallah:MMM1:ERROR , alhamdulillah:AAA1:ERROR 
 ERROR : mashallah : input
Connects down to:PLI:P1:ERROR 
Connects up to:allahoakbar:MMM1:ERROR 
 ERROR : PLI : input wire
Connects up to:mashallah:P1:ERROR 
 ERROR : receiver : output reg
Connects up to:alhamdulillah:R11:ERROR 
 error_pack : PLI : reg
 error_reg : receiver : reg
 error_reg_flag : receiver : reg
F
 FCLK : allahoakbar : input (used in @posedge) (used in @negedge)
Connects down to:bismillah:BBB1:FCLK 
 FCLK : bismillah : input (used in @posedge) (used in @negedge)
Connects down to:fifologic:FIFOLOGIC1:FCLK 
Connects up to:allahoakbar:BBB1:FCLK 
 FCLK : fifologic : input wire (used in @posedge) (used in @negedge)
Connects down to:fifo:f1:inclock , fifo:f1:outclock 
Connects up to:bismillah:FIFOLOGIC1:FCLK 
 fifo_mode : alhamdulillah : output
Connects down to:receiver:R11:fifo_mode 
Connects up to:allahoakbar:AAA1:fifo_mode 
 fifo_mode : allahoakbar : wire
Connects down to:bismillah:BBB1:FIFO_MODE , alhamdulillah:AAA1:fifo_mode 
 FIFO_MODE : bismillah : input
Connects down to:fifologic:FIFOLOGIC1:FIFO_MODE 
Connects up to:allahoakbar:BBB1:fifo_mode 
 FIFO_MODE : fifologic : input wire
Connects up to:bismillah:FIFOLOGIC1:FIFO_MODE 
 fifo_mode : receiver : output reg
Connects up to:alhamdulillah:R11:fifo_mode 
 fmode : bismillah : wire
Connects down to:tcl:TCL1:fmode , fifologic:FIFOLOGIC1:fmode 
 fmode : fifologic : output reg
Connects up to:bismillah:FIFOLOGIC1:fmode 
 fmode : tcl : input wire
Connects up to:bismillah:TCL1:fmode 
H
 header_length : alhamdulillah : wire
Connects down to:receiver:R11:header_length , decoder:D1:header_length 
 header_length : decoder : output wire
Connects down to:tcodetable:t1:header_length 
Connects up to:alhamdulillah:D1:header_length 
 header_length : receiver : input wire
Connects up to:alhamdulillah:R11:header_length 
 header_length : tcodetable : output reg
Connects up to:decoder:t1:header_length 
 head_complete : receiver : reg
 h_length : receiver : reg
I
 imm_flag : PLI : reg
 inclock : fifo : input
Connects down to:lpm_ram_dq:lpm_ram_dq_component:inclock 
Connects up to:fifologic:f1:FCLK 
 IR_0 : irs : reg
 IR_1 : irs : reg
 IR_2 : irs : reg
 IR_3 : irs : reg
 IR_4 : irs : reg
L
 latch : fifologic : reg
 latch_signal : fifologic : reg
 lreq : allahoakbar : output
Connects down to:mashallah:MMM1:lreq 
 lreq : mashallah : output
Connects down to:PLI:P1:lreq 
Connects up to:allahoakbar:MMM1:lreq 
 LREQ : PLI : reg
 lreq : PLI : output wire
Connects up to:mashallah:P1:lreq 
M
 monitor : allahoakbar : input
Connects down to:mashallah:MMM1:monitor 
 monitor : mashallah : input
Connects down to:PLI:P1:monitor 
Connects up to:allahoakbar:MMM1:monitor 
 monitor : PLI : input wire
Connects up to:mashallah:P1:monitor 
N
 next_state : PLI : reg
 next_state : receiver : reg
O
 oenable : alhamdulillah : output (used in @posedge)
Connects down to:decoder:D1:oenable 
Connects up to:allahoakbar:AAA1:oenable_dec 
 oenable : bismillah : wire
Connects down to:irs:IRS1:oenable 
 oenable : decoder : output reg (used in @posedge)
Connects up to:alhamdulillah:D1:oenable 
 oenable : irs : input wire
Connects up to:bismillah:IRS1:oenable 
 oenable : muxx : input (used in @posedge)
Connects up to:bismillah:MUXX1:oenable_tcl 
 oenable : tcl : output reg
Connects up to:bismillah:TCL1:oenable_tcl 
 oenable_dec : allahoakbar : wire (used in @posedge)
Connects down to:bismillah:BBB1:oenable_dec , alhamdulillah:AAA1:oenable 
 oenable_dec : bismillah : input wire
Connects up to:allahoakbar:BBB1:oenable_dec 
 oenable_signal : tcl : reg
 oenable_tcl : bismillah : wire (used in @posedge)
Connects down to:tcl:TCL1:oenable , muxx:MUXX1:oenable 
 outclock : fifo : input
Connects down to:lpm_ram_dq:lpm_ram_dq_component:outclock 
Connects up to:fifologic:f1:FCLK 
ABCDEFHILMNOPQRSTW
Next PageFilesModulesSignalsTasksFunctionsHelp

This page: Maintained by: firewire@linklayercontroller.com
Created:Sun Mar 11 19:18:57 2001

Verilog converted to html by v2html 6.0 (written by Costas Calamvokis).Help