

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## **The Stored Program Computer**

#### 1943: ENIAC

- Presper Eckert and John Mauchly -- first general electronic computer. (or was it John V. Atananasoff in 1939?)
- · Hard-wired program -- settings of dials and switches.

#### 1944: Beginnings of EDVAC

· among other improvements, includes program stored in memory


#### 1945: John von Neumann


 wrote a report on the stored program concept, known as the First Draft of a Report on EDVAC

The basic structure proposed in the draft became known as the "von Neumann machine" (or model).

- · a memory, containing instructions and data
- · a processing unit, for performing arithmetic and logical operations
- · a control unit, for interpreting instructions

For more history, see http://www.maxmon.com/history.htm





Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## **Interface to Memory**

How does processing unit get data to/from memory?

MAR: Memory Address Register

**MDR**: Memory Data Register

MEMORY

MAR MDR

### To read a location (A):

- 1. Write the address (A) into the MAR.
- 2. Send a "read" signal to the memory.
- 3. Read the data from MDR.

To write a value (X) to a location (A):

- 1. Write the data (X) to the MDR.
- 2. Write the address (A) into the MAR.
- 3. Send a "write" signal to the memory.

4-0

4--

OUTPUT

Monitor Printer

LFD

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

# **Processing Unit**

#### **Functional Units**

- . ALU = Arithmetic and Logic Unit
- could have many functional units.
   some of them special-purpose (multiply, square root, ...)
- · LC-2 performs ADD, AND, NOT



#### Registers

- · Small, temporary storage
- · Operands and results of functional units
- LC-2 has eight register (R0, ..., R7)

#### **Word Size**

- number of bits normally processed by ALU in one instruction
- · also width of registers
- LC-2 is 16 bits

4-٦

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display

## **Input and Output**

Devices for getting data into and out of computer memory

Each device has its own interface, usually a set of registers like the memory's MAR and MDR

Keyboard

Mouse

Scanner

- LC-2 supports keyboard (input) and console (output)
- · keyboard: data register (KBDR) and status register (KBSR)
- . console: data register (CRTDR) and status register (CRTSR)

Some devices provide both input and output

· disk, network

Program that controls access to a device is usually called a *driver*.

4-٧

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or displ

#### **Control Unit**

Orchestrates execution of the program




Instruction Register (IR) contains the <u>current instruction</u>.


Program Counter (PC) contains the <u>address</u>
of the next instruction to be executed.

#### **Control unit:**

- reads an instruction from memory
   Ø the instruction's address is in the PC
- interprets the instruction, generating signals that tell the other components what to do


Ø an instruction may take many machine cycles to complete







**Example: LC-2 LDR Instruction** Load instruction -- reads data from memory Base + offset mode: · add offset to base register -- result is memory address · load from memory address into destination register 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Offset LDR Dst Base 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 1 0 0 1 1 0 0 0 1 1 0 "Add the value 6 to the contents of R3 to form a memory address. Load the contents stored in that address to R2." 4-17

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. **Instruction Processing: FETCH** Load next instruction (at address stored in PC) from memory into Instruction Register (IR). · Load contents of PC into MAR. D · Send "read" signal to memory. · Read contents of MDR, store in IR. EΑ Then increment PC, so that it points to OP the next instruction in sequence. • PC becomes PC+1. EX S








Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## **Instruction Processing: EXECUTE**

Perform the operation, using the source operands.

### **Examples:**

- · send operands to ALU and assert ADD signal
- · do nothing (e.g., for loads and stores)




Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## **Instruction Processing: STORE**

Write results to destination. (register or memory)

### **Examples:**

- · result of ADD is placed in destination register
- result of memory load is placed in destination register
- for store instruction, data is stored to memory Øwrite address to MAR, data to MDR
   Øassert WRITE signal to memory



Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display

#### **Microinstruction**

Specifies the sequense of <u>microoperations</u> or <u>register</u> <u>transfer operations</u> needed to interpret and execute an instruction.

In the <u>Fetch</u> cycle for example the micro instructions executed are:

PCà MAR

Memory read

**MDRàIR** 

PC+1àPC

4-19

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or displa

The micro instructions for the Fetch Operands cycle in the ADD instruction will be as follows:

- SR1à ALU right side
- SR2à ALU left side

For the LDR instruction, the Fetch operands cycle is as follows

- Evaluated addressà MAR
- Read memory
- MDRà Data bus

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display

Write down the micro instructions for the Store cycle for the two previous examples (ADD, LDR)

4-٢1

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## **Changing the Sequence of Instructions**

In the FETCH phase, we incremented the Program Counter by 1.

What if we don't want to always execute the instruction that follows this one?

· examples: loop, if-then, function call

Need special instructions that change the contents of the PC.

These are called jumps and branches.


- · jumps are unconditional -- they always change the PC
- branches are conditional -- they change the PC only if some condition is true (e.g., the contents of a register is zero)

4-۲۲

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display

# **Example: LC-2 JMPR Instruction**

Set the PC to the value obtained by adding an offset to a register. This becomes the address of the next instruction to fetch.



"Add the value of 6 to the contents of R3, and load the result into the PC."

4-۲۳

# **Instruction Processing Summary**

Instructions look just like data -- it's all interpretation.

Three basic kinds of instructions:

- computational instructions (ADD, AND, ...)
- data movement instructions (LD, ST, ...)
- control instructions (JMP, BRnz, ...)

Six basic phases of instruction processing:

$$F \rightarrow D \rightarrow EA \rightarrow OP \rightarrow EX \rightarrow S$$

- · not all phases are needed by every instruction
- · phases may take variable number of machine cycles

Driving Force: The Clock

The clock is a signal that keeps the control unit moving.

• At each clock "tick," control unit moves to the next machine cycle -- may be next instruction or next phase of current instruction.

Clock generator circuit:

• Based on crystal oscillator

• Generates regular sequence of "0" and "1" logic levels

• Clock cycle (or machine cycle) -- rising edge to rising edge

Stopping the Clock

Control unit will repeat instruction processing sequence as long as clock is running.

If not processing instructions from your application, then it is processing instructions from the Operating System (OS).

The OS is a special program that manages processor and other resources.

To stop the computer:

AND the clock generator signal with ZERO

when control unit stops seeing the CLOCK signal, it stops processing

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

## **Instructions vs. Clock Cycles**

### MIPS vs. MHz

- MIPS = millions of instructions per second
- MHz = millions of clock cycles per second

These are not the same -- why?