


## LC-2 Overview: Memory and Registers

Memory

- address space: $2^{16}$ locations (16-bit addresses)
- addressibility: 16 bits

Registers

- temporary storage, accessed in a single machine cycle
$\ddot{y}$ accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0-R7

ÿ each 16 bits wide
ÿ how many bits to uniquely identify a register?

- other registers

ÿ not directly addressible, but used by (and affected by) instructions
ÿ PC (program counter), condition codes

## Instruction Set Architecture

ISA = All of the programmer-visible components and operations of the computer

- memory organization
y address space -- how may locations can be addressed?
ÿ addressibility -- how many bits per location?
- register set
$\ddot{\mathrm{y}}$ how many? what size? how are they used?
- instruction se
y opcodes
ÿ data types
$\ddot{y}$ addressing modes
ISA provides all information needed for someone that wants to write a program in machine language
(or translate from a high-level language to machine language).


## LC-2 Overview: Instruction Set

## Opcodes

- 16 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR, JSRR, RET, RTI, TRAP
- some opcodes set/clear condition codes, based on result: ÿ $N=$ negative, $Z=$ zero, $P=$ positive ( $>0$ )
Data Types
- 16-bit 2's complement integer


## Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: direct, indirect, base+offset

Operate Instructions
Only three operations: ADD, AND, NOT

Source and destination operands are registers

- These instructions do not reference memory.
- ADD and AND can use "immediate" mode,
where one operand is hard-wired into the instruction.
Will show dataflow diagram with each instruction.
illustrates when and where data moves
to accomplish the desired operation



## Using Operate Instructions

## With only ADD, AND, NOT...

- How do we subtract?

How do we OR?

- How do we copy from one register to another?
- How do we initialize a register to zero?


## Data Movement Instructions

Load -- read data from memory to register

- LD: direct mode
- LDR: base+offset mode
- LDI: indirect mode

Store -- write data from register to memory

- ST: direct mode
- STR: base+offset mode
- STI: indirect mode


## Load effective address -- compute address,

## save in register

- LEA: immediate mode
- does not access memory


## Direct Addressing Mode

Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode
and 3 bits for register, we have 9 bits available for address.
Solution:
- Upper 7 bits of address are specified (implicitly) by the PC.

Think of memory as collection of 512 -word pages.

- Upper 7 bits identify which page - the page number
- Lower 9 bits identify which word within the page - the page offset.







Load Effective Address
Concatenates current page number (PC[15:9]) with page offset (IR[8:0]),
and stores the result into a register.

Note: The address is stored in the register, not the contents of the memory location.


| Example |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  |  |  |  |  |  | tru | ctio |  |  |  |  |  |  |  | Comments |
| $\times 30 \mathrm{~F} 6$ | 11 | 11 | 10 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  | $R 1 \leftarrow x 30 F 4$ |
| $\times 30 \mathrm{~F} 7$ | 00 | 00 | 01 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |  |  | $R 2 \leftarrow R 1+14=x 3102$ |
| $\times 30 \mathrm{~F} 8$ | 00 | 01 | 11 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  | M[ $\times 30 \mathrm{~F} 4] \leftarrow R 2$ |
| $\times 30 \mathrm{~F} 9$ | 01 | 10 | 01 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | $R 2 \leftarrow 0$ |
| $\times 30 \mathrm{FA}$ | 00 | 00 | 01 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |  | $R 2 \leftarrow R 2+5=5$ |
| $\times 30 \mathrm{FB}$ | 01 | 11 | 11 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  | $\begin{gathered} M[R 1+14] \leftarrow R 2 \\ M[x 3102] \leftarrow 5 \end{gathered}$ |
| $\times 30 \mathrm{FC}$ | 10 | 01 | 10 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  | $\begin{gathered} R 3 \leftarrow M[M[\times 30 F 4]] \\ R 3 \leftarrow M[\times 3102] \\ R 3 \leftarrow 5 \\ \hline \end{gathered}$ |
| opcode $5-$ - \% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## Control Instructions

## Used to alter the sequence of instructions

(by changing the Program Counter)
Conditional Branch

- branch is taken if a specified condition is true
y offset is concatenated with upper bits of PC to yield new PC
- else, the branch is not taken
$\ddot{y}$ PC is not changed, points to the next sequential instruction
Unconditional Branch (or Jump)
- always changes the PC


## TRAP

- changes PC to the first instruction in an OS "service routine"
- when routine is done, will execute next instruction


## Condition Codes

LC-2 has three condition code registers:

## N -- negative

Z -- zero
P -- positive (greater than zero)

Set by any instruction that stores a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

Exactly one will be set at all times

- Based on the last instruction that altered a register



## Branch Instruction

## Branch specifies one or more condition codes

## If the set bit is specified, the branch is taken

- PC is set to the address specified in the instruction
- Like direct mode addressing,
target address is made by concatenating
current page number (PC[15:9]) with offset (IR[8:0])
- Note: Target must be on same page as BR instruction.

If the branch is not taken,
the next sequential instruction (PC+1) is executed.



| Sample Program <br> Address |  |  |  |  |  |  | Instruction |  |  |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times 3000$ | 1 | 1 | 1 | 0 | 0 | 01 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $R 1 \leftarrow x 3100$ |
| $\times 3001$ | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $R 3 \leftarrow 0$ |
| $\times 3002$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $R 2 \leftarrow 0$ |
| $\times 3003$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $R 2 \leftarrow 12$ |
| $\times 3004$ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | If $Z$, goto $\times 3009$ |
| $\times 3005$ | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Load next value to R4 |
| $\times 3006$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Add to R3 |
| $\times 3007$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Increment R1 (pointer) |
| $\times 3008$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Decrement R2 (counter) |
| $\times 3009$ | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Goto $\times 3004$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 5-r. |

## 

## Jump Instructions

Jump is an unconditional branch -- always taken.
Direct

- Concatenate page number (PC[15:9]) and offset (IR[8:0]).
- Works if target is on same page.

Base + Offset

- Address is register plus unsigned offset (IR[5:0]).
- Allows any target address.


## Link bit converts JMP to JSR (Jump to Subroutine).

 Will discuss later.


TRAP

TRAP | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | trapvect8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Calls a service routine, identified by 8-bit "trap vector."

| vector | routine |
| :---: | :--- |
| $\times 23$ | input a character from the keyboard |
| $\times 21$ | output a character to the monitor |
| $\times 25$ | halt the program |

## When routine is done,

PC is set to the instruction following TRAP.
(We'll talk about how this works later.)


## Another Example

Count the occurrences of a character in a file

- Program begins at location x3000
- Read character from keyboard
- Load each character from a "file"
$\ddot{y}$ File is a sequence of memory locations
$\ddot{y}$ Starting address of file is stored in the memory location immediately after the program
- If file character equals input character, increment counter
- End of file is indicated by a special ASCII value: EOT (x04)
- At the end, print the number of characters and halt (assume there will be less than 10 occurrences of the character)

A special character used to indicate the end of a sequence is often called a sentinel.

- Useful when you don't know ahead of time how many time to execute a loop.

Flow Chart


| Program (1 of 2) <br> Address |  |  |  |  |  | Instruction |  |  |  |  |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times 3000$ | 0 | 1 | 0 | 10 | 01 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | $R 2 \leftarrow 0$ (counter) |
| $\times 3001$ | 0 | 0 | 1 | 0 | 01 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  | $R 3 \leftarrow M[\times 3102]$ (ptr) |
| $\times 3002$ | 1 | 1 | 1 | 10 | 00 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  | Input to R0 (TRAP x23) |
| $\times 3003$ | 0 | 1 | 1 | 00 | 00 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | $R 1 \leftarrow M[R 3]$ |
| $\times 3004$ | 0 | 0 | 0 | 11 | 10 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  | $R 4 \leftarrow R 1-4$ (EOT) |
| x3005 | 0 | 0 | 0 | 00 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | If $Z$, goto $\times 300 \mathrm{E}$ |
| $\times 3006$ | 1 | 0 | 0 | 10 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | $R 1 \leftarrow N O T R 1$ |
| $\times 3007$ | 0 | 0 | 0 | 10 | 00 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  | $R 1 \leftarrow R 1+1$ |
| x3008 | 0 | 0 | 0 | 10 | 00 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | $R 1 \leftarrow R 1+R 0$ |
| $\times 3009$ | 0 | 0 | 0 | 01 | 10 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | If $N$ or P, goto $\times 300 \mathrm{~B}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $5-r v$ |




## Data Path Components

## Global bus

- special set of wires that carry a 16-bit signal to many
components
- inputs to the bus are "tri-state devices,"
that only place a signal on the bus when they are enabled
- only one (16-bit) signal should be enabled at any time

ÿ control unit decides which signal "drives" the bus

- any number of components can read the bus

ÿ register only captures bus data if it is write-enabled by the control unit

## Memory and I/O

- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)
- input (keyboard): KBSR, KBDR
- output (monitor): CRTSR, CRTDR



## Data Path Components

## ALU

- Accepts inputs from register file
and from sign-extended bits from IR (immediate field)
- Output goes to bus.
$\ddot{y}$ used by condition code logic, register file, memory and I/O registers


## Register File

- Two read addresses, one write address
- Input from bus

ÿ result of ALU operation or memory (or I/O) read

- Two 16-bit outputs

ÿ used by ALU, PC, memory address
$\ddot{y}$ data for store instructions passes through ALU

## Data Path Components

Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them
$\ddot{y}$ only certain instructions set the codes
(anything that loads a value into a register:
ADD, AND, NOT, LD, LDI, LDR, LEA)


## Control Unit

- Decodes instruction (in IR)
- On each machine cycle, changes control signals for next phase of instruction processing
ÿ who drives the bus?
y which registers are write enabled?
ÿ which operation should ALU perform?
y ...


## Data Path Components

## PC and PCMUX

- Four inputs to PC, controlled by PCMUX

1. current PC plus 1 -- normal operation
2. PC[15:9] and IR[8:0] -- BR instruction (and JSR, discussed later)
3. register file -- RET instruction (discussed later)
4. bus -- TRAP, JSRR instructions (discussed later)

MAR and MARMUX

- Three inputs to MAR, controlled by MARMUX

1. PC[15:9] and IR[8:0] -- direct addressing mode
2. Register File plus zero-extended offset -- base+offset mode
3. Zero-extended IR[7:0] -- TRAP instruction (discussed later)
