



#### Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or di splay.

#### LC-2 Overview: Memory and Registers

#### Memory

- address space: 2<sup>16</sup> locations (16-bit addresses)
- addressibility: 16 bits

#### Registers

- temporary storage, accessed in a single machine cycle
   Øaccessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0 R7
   Øeach 16 bits wide
  - Øhow many bits to uniquely identify a register?
- other registers
   Ønot directly addressible, but used by (and affected by) instructions
   ØPC (program counter), condition codes

5-۳

# LC-2 Overview: Instruction Set Opcodes • 16 opcodes • Operate instructions: ADD, AND, NOT

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or di splay

- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR, JSRR, RET, RTI, TRAP
- some opcodes set/clear condition codes, based on result:
   ØN = negative, Z = zero, P = positive (> 0)

#### Data Types

• 16-bit 2's complement integer

#### **Addressing Modes**

- · How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: direct, indirect, base+offset

5-£









# PDF created with FinePrint pdfFactory trial version http://www.fineprint.com





PDF created with FinePrint pdfFactory trial version http://www.fineprint.com

### Practice

What is the page number and page offset for each of these addresses?

Address	Page Number	Page Offset
x3102		
x3002		
x4321		
xF3FE		

5-17

Copyright @ The McGraw-Hill Companies. Inc. Permission required for reproduction or di splay





















Exampl	le		c	:opyrigi	ht © Th	ve MoG	iraw-H	ill Com	panies	, Inc. I	Permis	sion rec	quired f	or rep	oducti	an or di :	play.
Address							Ins	stru	uct	ion	1						Comments
x30F6	1	1	1	0	0	0	1	0	1	1	1	1	0	1	0	0	R1 ¬ x30F4
x30F7	0	0	0	1	0	1	0	0	0	1	1	0	1	1	1	0	$R2 \neg R1 + 14 = x3102$
x30F8	0	0	1	1	0	1	0	0	1	1	1	1	0	1	0	0	M[x30F4] ¬ R2
x30F9	0	1	0	1	0	1	0	0	1	0	1	0	0	0	0	0	R2 ¬ 0
x30FA	0	0	0	1	0	1	0	0	1	0	1	0	0	1	0	1	$R2 \neg R2 + 5 = 5$
x30FB	0	1	1	1	0	1	0	0	0	1	0	0	1	1	1	0	M[R1+14] ¬ R2 M[x3102] ¬ 5
x30FC	1	0	1	0	0	1	1	0	1	1	1	1	0	1	0	0	R3 ¬ M[M[x30F4]] R3 ¬ M[x3102] R3 ¬ 5
		ор	cod	e													5-15

# Note: The <u>addin</u> not the c

# Control Instructions

Used to alter the sequence of instructions (by changing the Program Counter)

#### **Conditional Branch**

• branch is *taken* if a specified condition is true Øoffset is concatenated with upper bits of PC to yield new PC

Copyright @ The McGraw-Hill Companies. Inc. Permission required for reproduction or di splay

• else, the branch is *not taken* ØPC is not changed, points to the next sequential instruction

#### **Unconditional Branch (or Jump)**

• always changes the PC

#### TRAP

- changes PC to the first instruction in an OS "service routine"
- when routine is done, will execute next instruction

5-10









Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or di splay.

				Сору	right ©	The N	lcGraw	-Hill Cr	ompani	ies, Inc	. Perm	ission	require	d for re	sprodu	ction or (	di splay.
Sample	e I	Pr	0	gr	ar	n											
Address							Ins	stru	ict	ion							Comments
x3000	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	R1 ¬ x3100
x3001	0	1	0	1	0	1	1	0	1	1	1	0	0	0	0	0	R3 ¬ 0
x3002	0	1	0	1	0	1	0	0	1	0	1	0	0	0	0	0	R2 ¬ 0
x3003	0	0	0	1	0	1	0	0	1	1	1	0	1	1	0	0	R2 ¬ 12
x3004	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	1	If Z, goto x3009
x3005	0	1	1	0	1	0	0	0	0	1	0	0	0	0	0	0	Load next value to R4
x3006	0	0	0	1	0	1	1	0	1	1	0	0	0	0	0	1	Add to R3
x3007	0	0	0	1	0	0	1	0	0	1	1	0	0	0	0	1	Increment R1 (pointer)
X3008	0	0	0	1	0	1	0	0	1	0	1	1	1	1	1	1	Decrement R2 (counter)
x3009	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	Goto x3004
																	5-7.





PDF created with FinePrint pdfFactory trial version http://www.fineprint.com







# x25 halt the program x25 halt the program When routine is done, PC is set to the instruction following T (We'll talk about how this works later.) x26 x27

Progra	m	(	1 (	of	2	)											
Address							Ins	stru	ıct	ion							Comments
x3000	0	1	0	1	0	1	0	0	1	0	1	0	0	0	0	0	R2 ¬ 0 (counter)
x3001	0	0	1	0	0	1	1	0	0	0	0	1	0	0	1	0	R3 ¬ M[x3102] (ptr)
x3002	1	1	1	1	0	0	0	0	0	0	1	0	0	0	1	1	Input to R0 (TRAP x23)
x3003	0	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	R1 ¬ M[R3]
x3004	0	0	0	1	1	0	0	0	0	1	1	1	1	1	0	0	R4 ¬ R1 − 4 (EOT)
x3005	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	0	If Z, goto x300E
x3006	1	0	0	1	0	0	1	0	0	1	1	1	1	1	1	1	R1 ¬ NOT R1
x3007	0	0	0	1	0	0	1	0	0	1	1	0	0	0	0	1	$R1 \neg R1 + 1$
X3008	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0	$R1 \neg R1 + R0$
x3009	0	0	0	0	1	0	1	0	0	0	0	0	1	0	1	1	If N or P, goto x300B

Address							Ins	stru	ıct	ion							Comments
x300A	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	1	R2 ¬ R2 + 1
x300B	0	0	0	1	0	1	1	0	1	1	1	0	0	0	0	1	R3 ¬ R3 + 1
x300C	0	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	R1 ¬ M[R3]
x300D	0	0	0	0	1	1	1	0	0	0	0	0	0	1	0	0	Goto x3004
x300E	0	0	1	0	0	0	0	0	0	0	0	1	0	0	1	1	R0 - M[x3013]
x300F	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	$R0 \neg R0 + R2$
x3010	1	1	1	1	0	0	0	0	0	0	1	0	0	0	0	1	Print R0 (TRAP x21)
x3011	1	1	1	1	0	0	0	0	0	0	1	0	0	1	0	1	HALT (TRAP x25)
X3012			St	ar	ti	ng	A	dd	re	ss	0	f	Fi	le			
x3013	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	ASCII x30 ('0')





#### Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or di splay

# **Data Path Components**

#### ALU

- Accepts inputs from register file and from sign-extended bits from IR (immediate field).
- Output goes to bus.
   Øused by condition code logic, register file, memory and I/O registers

#### **Register File**

- Two read addresses, one write address
- Input from bus Øresult of ALU operation or memory (or I/O) read
   Two 16-bit outputs
- Øused by ALU, PC, memory address Ødata for store instructions passes through ALU

5-51

# **Data Path Components**

#### PC and PCMUX

- Four inputs to PC, controlled by PCMUX
  - 1. current PC plus 1 -- normal operation
  - 2. PC[15:9] and IR[8:0] -- BR instruction (and JSR, discussed later)

Copyright @ The McGraw-Hill Companies. Inc. Permission required for reproduction or di solar

- 3. register file -- RET instruction (discussed later)
- 4. bus -- TRAP, JSRR instructions (discussed later)

#### MAR and MARMUX

- Three inputs to MAR, controlled by MARMUX
  - 1. PC[15:9] and IR[8:0] -- direct addressing mode
  - 2. Register File plus zero-extended offset -- base+offset mode
  - 3. Zero-extended IR[7:0] -- TRAP instruction (discussed later)

5-٤٢

## Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or di splay. **Data Path Components Condition Code Logic** · Looks at value on bus and generates N, Z, P signals · Registers set only when control unit enables them Øonly certain instructions set the codes (anything that loads a value into a register: ADD, AND, NOT, LD, LDI, LDR, LEA) **Control Unit** · Decodes instruction (in IR) · On each machine cycle, changes control signals for next phase of instruction processing Øwho drives the bus? Øwhich registers are write enabled? Øwhich operation should ALU perform? Ø...

5-57